Quasi Self-Timed Computing Device: Practical Implementation

Abstract

Results of practical design of self-timed computing device performing division and square root extraction in accordance with an algorithm described in [3] are presented. The processed operands are the numbers of single and double precision in compliance with IEEE 754 Standard [4].