Design of Self-Timed Circuits: a Functional Approach

Abstract

Design results of self-timed computing device performing division and square root extraction in accordance with IEEE 754 Standard are presented. Advanced indicating subcircuit provides full total-lot control of transition termination of all elements in the computing device at each phase of work. Suggested hierarchical analysis provides a validity of a self-timed feature of the computing device.