Zatsarinny A.A., Stepchenkov Yu.A., Diachenko Yu.G., Khilko D.V., Orlov G.A.,
Diachenko D.Yu. Fault-tolerant self-timed counters // Russian Microelectronics, 2024. Vol. 52. No. 8. P 798-802. © Pleiades Publishing, Ltd., 2024.
DOI: 10.1134/S1063739724700999. Indexed in Scopus, ВАК, Ринц, БС 2. EDN: LWVQNN.
Финансовая поддержка: Исследование выполнено в рамках государственного задания № 0063-2019-0010. / Funding Agency: The study was carried out within the framework of state assignment No. 0063-2019-0010.
Abstract: The article studies the fault-tolerant self-timed (ST) counter design problem. Combinational ST circuits have a higher fault tolerance in comparison with synchronous counterparts due to redundant information coding and mandatory acknowledgment of all initiated circuit cells’ switch completion. Sequential ST circuits, including counters, are more sensitive to soft errors because a soft error can change a state stored by their memory cells. For their fault-tolerant implementation, special circuitry methods, namely DICE and Quatro, are used. They are similar to the data processing channel duplication, but use transistor cross-connection in the circuit cells. This approach significantly reduces the likelihood of a change in the counter bit’s state due to a soft error. The article proposes DICE-type and Quatro-type ST counter cases, compares their features, and resumes recommendations for the fault-tolerant ST counter implementation.